


### GENERAL DESCRIPTION

The HM2302DR is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance.


### APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- Load Switch



### FEATURES

- $R_{DS(ON)} = 270\text{ m}\Omega @ V_{GS} = 4.5\text{V}$
- $R_{DS(ON)} = 330\text{ m}\Omega @ V_{GS} = 2.5\text{V}$
- $R_{DS(ON)} = 450\text{ m}\Omega @ V_{GS} = 1.8\text{V}$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability
- Capable doing Cu wire bonding



### Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	$V_{DS}$	20	V
Gate-Source Voltage	$V_{GS}$	$\pm 8$	V

**Absolute Maximum Ratings** (TA=25°C Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V <sub>DS</sub>	20	V
Gate-Source Voltage	V <sub>GS</sub>	±8	V

**Electrical Characteristics** (T<sub>j</sub>=25°C Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250 μA	20			V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	0.45		1.2	V
I <sub>GSS</sub>	Gate Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±8V			±10	μA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =20V, V <sub>GS</sub> =0V			1	μA
R <sub>DS(ON)</sub>	Drain-Source On-Resistance <sup>a</sup>	V <sub>GS</sub> =4.5V, I <sub>D</sub> =890mA		220	270	mΩ
		V <sub>GS</sub> =2.5V, I <sub>D</sub> =780mA		260	330	
		V <sub>GS</sub> =1.8V, I <sub>D</sub> =700mA		330	450	
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =350mA, V <sub>GS</sub> =0V		0.75	1.2	V
<b>DYNAMIC</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, f=1MHZ		21		pF
C <sub>oss</sub>	Output Capacitance			15		
C <sub>rss</sub>	Reverse Transfer Capacitance			8		
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =25V, V <sub>GS</sub> =10V, I <sub>D</sub> =0.22A		6.7		nC
Q <sub>gs</sub>	Gate-Source Charge			1.2		
Q <sub>gd</sub>	Gate-Drain Charge			0.9		
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =10V, R <sub>L</sub> =3Ω V <sub>GEN</sub> =10V, R <sub>G</sub> =10Ω		120		ns
t <sub>r</sub>	Turn-On Rise Time			317		
t <sub>d(off)</sub>	Turn-Off Delay Time			748		
t <sub>f</sub>	Turn-Off Fall Time			716		

Notes: a. Based on epoxy or solder paste and bond wire Cu wire 1mil×1(S), Cu wire 1mil×1(G) on each die of SOT-523 package.



b. Pulse test; pulse width ≤ 300us, duty cycle ≤ 2%.

c. Force mos reserves the right to improve product design, functions and reliability without notice.



Typical Characteristics (T<sub>J</sub> =25°C Noted)




Typical Characteristics (T<sub>J</sub> =25°C Noted)



DFN1.0X0.6-3L



RECOMMENDED LAND PATTERN



SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.50	0.52	0.55	0.019	0.020	0.022
A1	0.00	0.03	0.05	0.000	0.001	0.002
b1	0.45	0.50	0.55	0.018	0.020	0.022
b2	0.10	0.15	0.20	0.004	0.006	0.008
D	0.95	1.00	1.075	0.037	0.039	0.042
E	0.55	0.60	0.675	0.022	0.024	0.027
e	---	0.35	---	---	0.014	---
e1	---	0.40	---	---	0.016	---
L	0.20	0.25	0.30	0.008	0.010	0.012
L1	---	0.05	---	---	0.002	---
aaa	0.15			0.006		
bbb	0.05			0.002		

NOTE

1. ALL DIMENSION ARE IN MILLIMETERS.ANGLES ARE IN DEGREES.
2. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.